1. International technology roadmap for semiconductors. International Technology Roadmap for Semiconductors, http://www.itrs.net.http://www.itrs.net/reports.html
2. S. Severi, Ultra Shallow Junctions Formation for the Ultimate Scaling Limit: Physics, Fabrication and Characterization. PhD thesis, Katholieke Universiteit Leuven, 2006
3. D.K. Schroder, Semiconductor Material and Device Characterization, Chap. 9 (Wiley-IEEE Press, New York, 2006)
4. W. Vandervorst, T. Janssens, B. Brijs, T. Conard, C. Huyghebaert, J. Fruhauf, A. Bergmaier, G. Dollinger, T. Buyuklimanli, J.A. VandenBerg, K. Kimura, Errors in near-surface and interfacial profiling of boron and arsenic. Appl. Surf. Sci. 231–232, 618–631 (2004)
5. W. Vandervorst, Semiconductor profiling with sub-nm resolution: challenges and solutions. Appl. Surf. Sci. 255(4), 805–812 (2008)