1. Fattah, A., et al.: Efficient Implementation of Modular Multiplication on FPGAs Based on Sign Detection. In: Proc. 4th International Design and Test Workshop (IDT), pp. 1–6 (February 2010),
http://ieeexplore.ieee.org/search/freesrchabstract.jsp?tp=&arnumber=5404160&openedRefinements3D26filter3DAND28NOT284283010803292926searchField3DSearch+All26queryText3Defficient+implementation+sign+detection
2. Narh Amanor, D.: Efficient Hardware Architectures for Modular Multiplication. M.S. thesis, University of Applied Sciences Offenburg, Germany (February 2005)
3. Nedjah, N.: A Review of Modular Multiplication Methods and Respective Hardware Implementations. Proc. Informatica 30, 111–129 (2006)
4. Narh Amanor, D., Paar, C., Pelzl, J., Bunimov, V., Schimmler, M.: Efficient hardware architectures for modular multiplication on FPGAs. In: Proc. International Conference on Field Programmable Logic and Applications, pp. 539–542 (2005)
5. MIRACL, Multi-precision Integer and Rational Arithmetic C/C++ Library,
http://www.shamus.ie/
(last referenced January 20, 2011)