1. R. Brayton. Algorithms for multi-level logic synthesis and optimization. In AS’I on Logic Synthesis and Silicon Compilation for VLSI, pages 197–248. NATO, 1986.
2. M. Clemens. Synthese von Komplex-Gatter-Schaltnetzen in NORA-Logik. Fortschr.-Ber. VDI Reihe 9 Nr. 80. VDI-Verlag, Düsseldorf, 1988.
3. J.N. Culliney. Topics in MOSFET network design. Technical Report UIUCDCS-R-77–851, Depart. Comput. Sci., Univ. Illinois, 1977.
4. Y.M. El-Ziq and S.Y.H. Su. Logic design automation of diagnosable MOS combinational logic networks. In Design Aut. Conf., pages 201–215, 1977.
5. N.F. Goncalves and H. DeMan. NORA: A racefree dynamic CMOS technique for pipelined logic structures. IEEE J. Solid-State Circuits, 18: 261–266, 1983.