1. Baugh, C.R.; Wooley, B.A. “Statistical Analysis of Threshold Logic Circuits”, Proceedings of Twelfth Annual Allerton Conference on Circuits and Systems Theory, 535–541, October 1974.
2. Coates, C.L.; Lewis, P.M. “A Realization Procedure for Threshold Gates Networks”, IEEE Transactions an Electronic Computers, EC-12, 456–461, 1963.
3. Dertouzos, M.L., Threshold Logic: A Synthesis Approach, MIT Press Cambridge Mass. 1965.
4. Gableman, I.J. “An Algorithm for Threshold Element Analysis ” IEEE Transactions on Electronic Computers, EC-14, 623–625, 1965.
5. Gosh, S.; Choudhurry, A.K. “Partition of Boolean Functions for Realization with Multi-Threshold Threshold Logic Elements”, IEEE Transactions on Computers, C-22, 204–214, February 1973.