1. Jou, S., Jheng*, K.-Y., Chen, H.-Y., Wu, A.-Y.: Multiplierless Multirate Decimator I Interpolator Module Generator. In: IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 58–61 (August 2004)
2. Sundararajan, V., Parhi, K.K.: Synthesis of Minimum-Area Folded Architectures for Rectangular Multidimensional. IEEE Transactions On Signal Processing 51(7), 1954–1965 (2003)
3. Mitra, S.K.: Digital Signal Processing, 3rd edn. Tata McGraw Hill, New York (2006)
4. AI-Haj, A.: An Efficient Configurable Hardware Implementation of Fundamental Multirate Filter Banks. In: 5th International Multi-Conference on Systems, Signals and Devices, IEEE SSD 2008, pp. 1–5 (2008)
5. Luo, B., Zhao, Y., Wang, Z.: An Area-efficient Interpolator Applied in Audio -DAC. In: Third International IEEE Conference on Signal-Image Technologies and Internet-Based System, pp. 538–541 (2008)