Publisher
Springer Berlin Heidelberg
Reference7 articles.
1. Chien, C.D., Lin, C.C., Yang, C.H., Guo, J.I.: Design and realization of a new hardware efficient IP core for the 1-D discrete Fourier transform. IEE Proc. Circuits, Dev. Syst. 152(3), 247–258 (2005)
2. Zhou, Y., Noras, J.M., Shepherd, S.J.: Novel design of multiplier-less FFT processors. Signal Processing 87(1), 1402–1407 (2007)
3. Cheng, L.S., Miri, A., Yeap, T.H.: Efficient FPGA implementation of FFT based Multipliers. In: Proc. IEEE CCECE/CCGEI, Saskatoon, pp. 1300–1303 (2005)
4. Banerjee, A., Dhar, A.S., Banerjee, S.: FPGA realization of a CORDIC based FFT processor for biomedical signal processing. Microprocessor and Microsystems 25(1), 131–142 (2001)
5. Szadkowski, Z.: 16-point Discrete Fourier transform based on the Radix-2 FFT algorithm implemented into Cyclone FPGA as the UHERC trigger for horizontal air showers. In: Proc. of the 29th ICRC, Pune (2005)