Author:
Pouzols Federico Montesino,Lopez Diego R.,Barros Angel Barriga
Publisher
Springer Berlin Heidelberg
Reference80 articles.
1. Abusaidi, P., Klein, M., Philofsky, B.: Virtex-5 FPGA system power design considerations. Tech. Rep. WP285 (v1.0), Xilinx Inc. (2008), http://www.xilinx.com/support/documentation/white_papers/wp285.pdf
2. Appenzeller, G., Keslassy, I., McKeown, N.: Sizing Router Buffers. In: ACM Special Interest Group on Data Communications (SIGCOMM) Conference, Portland, OR, USA, pp. 281–292 (2004)
3. Ascia, G., Catania, V., Ficili, G., Palazzo, S., Panno, D.: A VLSI Fuzzy Expert System for Real-Time Traffic Control in ATM Networks. IEEE Transactions in Fuzzy Systems 5(1), 20–31 (1997)
4. Ascia, G., Catania, V., Russo, M.: VLSI hardware architecture for complex fuzzy systems. IEEE Transactions in Fuzzy Systems 7(5), 553–570 (1999)
5. Aweya, J.: IP router architectures: an overview. International Journal of Communication Systems 14(5), 447–475 (2001)