Author:
Pusceddu Matteo,Ceccolini Simone,Tumeo Antonino,Palermo Gianluca,Sciuto Donatella
Publisher
Springer Berlin Heidelberg
Reference12 articles.
1. Research Accelerator for Multiple Processors (RAMP),
http://ramp.eecs.berkeley.edu/
2. Dragojevic, V.G.A., Felber, P., Guerraoui, R.: Why STM can be more than a Research Toy. Technical report, EPFL (2009)
3. Arnold, J.M., Buell, D.A., Davis, E.G.: Splash 2. In: SPAA 1992: ACM Symposium on Parallel Algorithms and Architectures, pp. 316–322 (1992)
4. Baugh, L., Neelakantam, N., Zilles, C.: Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory. SIGARCH Comput. Archit. News 36(3), 115–126 (2008)
5. Grinberg, S., Weiss, S.: Investigation of transactional memory using fpgas. In: IEEE 24th Convention of Electrical and Electronics Engineers in Israel, pp. 119–122 (2006)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. FPGA-Accelerated Transactional Execution of Graph Workloads;Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays;2017-02-22