1. IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std. 1149.1-2001 (R2008) (Revision of IEEE Std 1149.1-1990) (2008)
2. Wallace, D.: Using the JTAG Interface as a General-Purpose Communication Interface. Silicon and Software Systems (2005)
3. Devadze, S., Jutman, A., Aleksejev, I., Ubar, R.: Turning JTAG inside out for Fast Extended Test Access. In: 10th IEEE Latin America Test Workshop (LATW 2009), Rio de Janeiro, Brazil, March 2-5 (2009)
4. Nadeau-Dostie, B., et al.: An embedded technique for At-speed Interconnect Testing. In: International Test Conference (ITC 1999), Atlantic City, NJ, USA, September 28-30 (1999)
5. Park, S., Kim, T.: A new IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects. In: Design, Automation and Test in Europe (DATE 2000), Paris, France, March 27-30 (2000)