D-Finder 2: Towards Efficient Correctness of Incremental Design-Reference-Cited by-同舟云学术

D-Finder 2: Towards Efficient Correctness of Incremental Design

Published:2011 Issue: Volume: Page:453-458
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Bensalem Saddek,Griesmayer Andreas,Legay Axel,Nguyen Thanh-Hung,Sifakis Joseph,Yan Rongjie

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-642-20398-5_32

Reference16 articles.

1. Basu, A., Bozga, M., Sifakis, J.: Modeling heterogeneous real-time components in BIP. In: SEFM, Washington, DC, USA, pp. 3–12. IEEE, Los Alamitos (2006)

2. Bensalem, S., Bogza, M., Legay, A., Nguyen, T.-H., Sifakis, J., Yan, R.: Incremental component-based construction and verification using invariants. In: FMCAD (2010)

3. Lecture Notes in Computer Science;S. Bensalem,2008

4. Lecture Notes in Computer Science;S. Bensalem,2009

5. Bensalem, S., de Silva, L., Gallien, M., Ingrand, F., Yan, R.: Rock solid software: A verifiable and correct by construction controller for rover and spacecraft functional layers. In: ISAIRAS, pp. 859–866 (2010)

Cited by 23 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Approximate verification of concurrent systems using token structures and invariants;International Journal on Software Tools for Technology Transfer;2022-04-07

2. Formal Specification and Verification of Autonomous Robotic Systems;ACM Computing Surveys;2020-09-30

3. Philosophers May Dine - Definitively!;Lecture Notes in Computer Science;2020

4. Composing Communicating Systems, Synchronously;Leveraging Applications of Formal Methods, Verification and Validation: Verification Principles;2020

5. Efficient Verification of Concurrent Systems Using Synchronisation Analysis and SAT/SMT Solving;ACM Transactions on Software Engineering and Methodology;2019-08-17