1. Grunwald, D., Morrey III, C.B., Levis, P., Neufeld, M., Farkas, K.I.: Policies for dynamic clock scheduling. Presented at Proceedings of the 4th Conference on Symposium on Operating System Design & Implementation, San Diego, California, vol. 4 (2000)
2. Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced CPU energy. In: Proceeding of the 1st USENIX Conference on Operating Systems Design and Implementation, Monterey, California (1994)
3. Qingyuan, D., Meisner, D., Bhattacharjee, A., Wenisch, T.F., Bianchini, R.: CoScale: Coordinating CPU and Memory System DVFS in Server Systems. In: Proceeding of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 143–154 (2012)
4. Rosing, T.S., Mihic, K., De Micheli, G.: Power and Reliability Management of SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 391–403 (2007)
5. Lai, Z., Lam, K.T., Wang, C.-L., Su, J., Yan, Y., Zhu, W.: Latency-Aware Dynamic Voltage and Frequency Scaling on Many-core Architectures for Data-intensive Applications. Presented at International Conference on Cloud Computing and Big Data, CloudCom-Asia (2013)