Publisher
Springer Berlin Heidelberg
Reference8 articles.
1. Karplus, K.: Using if-then-else DAG’s for multi-level minimization. In: Decennial Caltech Conf. on VLSI (May 1989)
2. Murgai, R., Nishizaki, Y., Shenoy, N., Brayton, R.K., Sangiovanni-Vlncentelli, A.: Logic synthesis algorithms for programmable gate arrays. In: Proc. of the CM/IEEE Design Autom., Orlando, FL, pp. 620–625 (June 1990)
3. Mailhot, F., De Micheli, G.: Algorithms for technology mapping based on binary decision diagrams and on Boolean operations. IEEE Trans. on CAD 12(3), 599–620 (1993)
4. Karp, R.M.: Functional decomposition and switching circuit design. J. SIAM 11(2), 291–335 (1963)
5. Darrlnger, J., Joyner, W., Berman, L., Trellyan, L.: Logic Synthesis through local transformation. IBM J. Res. Develop. 25(4), 272–280 (1981)