1. Asanovic, K., Bodik, R., Catanzaro, B.C., Gebis, J.J., Husbands, P., Keutzer, K., Patterson, D.A., Plishker, W.L., Shalf, J., Williams, S.W., Yelick, K.A.: The landscape of parallel computing research: A view from berkeley. Technical Report UCB/EECS-2006-183, EECS, Uni. of California, Berkeley (December 2006)
2. Rabaey, J.M.: Scaling the power wall: Revisiting the low-power design rules. In: Keynote speech at SoC 2007 Symposium, Tampere (November 2007)
3. Dally, W.: Computer architecture is all about interconnect. In: HPCA ( International Symposium on High Performance Computer Architecture) Panel (February 2002)
4. Shang, L., Peh, L.S., Jha, N.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc. Ninth International Symposium on High-Performance Computer Architecture HPCA-9 2003, pp. 91–102 (2003)
5. Yuan Tian, E., Ekici, F.O.: Energy-constrained task mapping and scheduling in wireless sensor networks. In: IEEE International Conference on Mobile Adhoc and Sensor Systems Conference, p. 218 (2005)