1. Side-channel Attack Standard Evaluation Board (SASEBO-GII). Further information is available via, http://staff.aist.go.jp/akashi.satoh/SASEBO/en/board/sasebo-g2.html
2. Braeken, A., Kubera, S., Trouillez, F., Touhafi, A., Mentens, N., Vliegen, J.: Secure FPGA Technologies and Techniques. In: FPL 2009, pp. 560–563. IEEE (2009)
3. Lecture Notes in Computer Science;E. Brier,2004
4. Drimer, S.: Security for volatile FPGAs. PhD thesis, Computer Laboratory, University of Cambridge, United Kingdom (2009)
5. Lecture Notes in Computer Science;T. Eisenbarth,2008