1. Abdul Gaar A, Luk W, Cheung PY, Shirazi N, Hwang J (2002) Automating customization of floating-point designs. In: Proceedings of the 12th international workshop on field programmable logic and application (FPL 2002), LNCS 2438, Montpellier, France, 2–4 September 2002, pp 523–533
2. Cormen T, Leiserson C, Rivest R, Stein C (2001) Introduction to algorithms, 2nd edn. MIT Press, Cambridge
3. Detrey J, de Dinechin F (2006) A VHDL library of parametrisable floating-point and LNS operators for FPGA,
http://www.ens-lyon.fr/LIP/Arenaire/Ware/FPLibrary/
, LIP-ENS Lyon
4. Detrey J, de Dinechin F (2009) P.07. FPLibrary v0.91 user documentation, LIP-ENS Lyon
5. Endo T, Taura K (2005) Highly latency tolerant Gaussian elimination. Grid computing workshop, 13–14 November 2005, Seattle, WA, pp 91–98