Author:
Czerwinski Robert,Kania Dariusz
Publisher
Springer Berlin Heidelberg
Reference43 articles.
1. LNEE,2011
2. Anderson, J., Brown, S.: Technology mapping for large complex PLDs. In: Proceedings of Design Automation Conference, DAC 1998, pp. 698–703 (1998)
3. Ashar, P., Newton, R.: Sequential logic synthesis. Kluwer Academic Publishers (1992)
4. Barkalov, A., Titarenko, L., Chmielewski, S.: Reduction in the number of PAL macrocells in the circuit of a Moore FSM. International Journal of Applied Mathematics and Computer Science 17(4), 565–575 (2007)
5. Berkeley Logic Synthesis and Verification Group, ABC: A system for sequential synthesis and verification (2005),
http://www-cad.eecs.berkeley.edu/-alanmi/abc