1. Moore, G.E.: Progress in Digital Electronics. In: Technical Digest of the Int’l Electron Devices Meeting, p. 13. IEEE Press, Los Alamitos (1975)
2. Bernstein, K., Frank, D.J., Gattiker, A.E., Haensch, W., Ji, B.L., Nassif, S.R., Nowak, E.J., Pearson, D.J., Rohrer, N.J.: IBM J. Research and Development 50, 433 (2006)
3. Brown, A.R., Roy, G., Asenov, A.: Poly-Si gate related variability in decananometre MOSFETs with conventional architecture. IEEE Trans. Electron Devices 54, 3056 (2007)
4. Cheng, B.-J., Roy, S., Asenov, A.: The impact of random dopant effects on SRAM cells. In: Proc. 30th European Solid-State Circuits Conference (ESSCIRC), Leuven, p. 219 (2004)
5. Agarwal, A., Chopra, K., Zolotov, V., Blaauw, D.: Circuit optimization using statistical static timing analysis. In: Proc. 42nd Design Automation Conference, Anaheim, p. 321 (2005)