1. Bernstein, D., Rodeh, M.: Global instruction scheduling for superscalar machines. SIGPLAN Not. 26(6), 241–255 (1991)
2. Bringmann, R.A.: Enhancing instruction level parallelism through compiler-controlled speculation. PhD thesis, University of Illinois, Champaign, IL, USA (1995)
3. Burger, D., Austin, T.: The SimpleScalar tool set, version 2.0. ACM SIGARCH Computer Architecture News 25(3), 13–25 (1997)
4. Cotofana, S., Vassiliadis, S.: On the design complexity of the issue logic of superscalar machines. In: EUROMICRO 1998: Proceedings of the 24th Conference on EUROMICRO, p. 10277. IEEE Computer Society, Washington, DC, USA (1998)
5. Fisher, J.: Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers 30, 478–490 (1981)