Author:
Apvrille Ludovic,de Saqui-Sannes Pierre
Publisher
Springer Berlin Heidelberg
Reference24 articles.
1. Debbabi, M., Hassaïne, F., Jarraya, Y., Soeanu, A., Alawneh, L.: Verification and Validation in Systems Engineering: Assessing UML/SysML Design Models, p. 270. Springer (2010) ISBN 978-3-642-15227-6
2. Atego ARTiSAN Studio, http://www.atego.com/products/artisan-studio/
3. SysML Companion, http://www.realtimeatwork.com/software/sysml-companion/
4. Dragomir, I., Ober, I., Lesens, D.: A Case Study in Formal System Engineering with SysML. In: 17th International Conference on Engineering of Complex Computer Systems (ICECCS 2012), pp. 189–198. IEEE Computer Society (2012)
5. TOPCASED, http://www.topcased.org
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献