1. Lie, D., Mitchell, M., Lincoln, P., Boneh, D., Mitchell, J., Horowitz, M.: Architectural support for copy and tamper resistant software. ACM SIGARCH Computer Architecture 28, 168–177 (2000)
2. Suh, G., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: AEGIS: Architecture for tamper-evident and tamper-resistant processing. In: Proceedings of the 17 Int’l Conference on Supercomputing, San Francisco, CA, USA, pp. 160–171 (2003)
3. Yang, J., Zhang, Y., Gao, L.: Fast secure processor for inhibiting software piracy and tampering. In: The 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-36), San Diego, CA, US (December 2003)
4. Yan, D.Y.C., Rogers, B., Prvulovic, M.: Improving cost, performance, and security of memory encryption and authentication. In: The 33rd Annual International Symposium on Computer Architecture (ISCA 2006), Boston, MA, US, pp. 179–190 (2006)
5. Suh, G., Clarke, D., van Dijk, M., Devadas, S.: Caches and hash trees for efficient memory integrity verification. In: Proceedings of the 9th International Symposium on High-Performance Computer Architecture, Anaheim, California, USA, pp. 295–311 (February 2003)