1. Adya, S.N., Markov, I.L.: Fixed-outline floorplanning: enabling hierarchical design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11(6), 1120–1135 (2003)
2. Murata, H., Fujiyoshi, K., Nakatake, S., Kajitani, Y.: Rectangle-packing-based module placement, Computer-Aided Design, 1995. In: 1995 IEEE/ACM International Conference on ICCAD 1995. Digest of Technical Papers, pp. 472–479, 5–9 (1995)
3. Nakatake, S., Fujiyoshi, K., Murata, H., Kajitani, Y.: Module packing based on the BSG-structure and IC layout applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17(6), 519–530 (1998)
4. Hong, X.L., Dong, S.Q., Huang, G., Ma, Y.C., Cai, Y., Cheng, C.K., Gu, J.: A non-slicing floorplanning algorithm using corner block list topological representation. In: The 2000 IEEE Asia-Pacific Conference on Circuits and Systems. IEEE APCCAS 2000, pp. 833–836 (2000)
5. Chang, Y.C., Chang, Y.W., Wu, G.M., Wu, S.W.: B*-trees: a new representation for non-slicing floorplans. In: Proceedings of 37th Design Automation Conference, pp. 458–463 (2000)