Author:
Sammer Werner,Raffler Hartmut
Publisher
Springer Berlin Heidelberg
Reference21 articles.
1. Fiduccia, CM.; Mattheyses, R.M.: A Linear-Time Heuristic for Improving Network Partitions. Proc. 19th Design Autom. Conf., pp. 175–182,1982.
2. Dachauer, R.; Greipel, K.P.: Qualitätssicherung durch regelgerechten Entwurf von Leiterplatten. CAT-Tagung, Stuttgart, 1987.
3. Lee, C.Y.: An Algorithm for Path Connections and its Applications. IRE Trans. Elect. Computers, Vol. EC-10, No. 3, pp. 346–365, September 1961.
4. Watanabe, T.; Kitazawa, H.; Sugiyama, Y.: A parallel adaptable Routing Algorithm and its Implementation on an Two-Dimensional Array Processor. IEEE Trans, on Comp.-Aided Design, Vol. CAD-6, pp. 241–250,1987.
5. Schäfer, R.: Diagonale Wegesuche in Hierarchien bei der Leiterplattenentflechtung. Diplomarbeit, Technische Universität München, 1986.