1. Finkbeiner, B., Sankaranarayanan, S., Sipma, H.B.: Collecting statistics over runtime executions. In: Proc. of Runtime Verification (RV 2002), pp. 36–55. Elsevier (2002)
2. Fisler, K.: Timing diagrams: Formalization and algorithmic verification. Journal of Logic, Language and Information 8, 323–361 (1999), doi:10.1023/A:1008345113376
3. Damm, W., Josko, B., Schlör, R.: Specification and validation methods, pp. 331–409. Oxford University Press, Inc., New York (1995)
4. Grass, W., Grobe, C., Lenk, S., Tiedemann, W.D., Kloos, C., Marin, A., Robles, T.: Transformation of timing diagram specifications into VHDL code. In: Design Automation Conference, Proc. ASP-DAC 1995/CHDL 1995/VLSI 1995 (1995)
5. Schlör, R.: Symbolic timing diagrams: a visual formalism for model verification. PhD thesis, Universität Oldenburg (2002)