1. M. Tiebout, Low power low phase noise fully integrated VCO design in standard CMOS, Dissertation, TU Berlin, 2004.
2. T. Schiml and et al., “A 0.13 nm CMOS Platform with Cu/ Low-k Interconnects for System On Chip Applications”, in VLSI Technology Digest of Technical Papers, pp. 101--102. IEEE, 2001.
3. Infineon, “130 nm CMOS Platform Technology”, Technology Brochure, http://www.infineon.com/cms/en/product/applications/wireless-communication/custom-rf/index.html , 2001.
4. T. Ytterdal, Y. Cheng, and T. A. Fjeldly, Device Modeling for Analog and RF CMOS Circuit Design, Wiley, 2003.
5. H. Shichman and D. A. Hodges, “Modeling and simulation of insulated-gate field-effect transistor switching circuits”, IEEE Journal of Solid-State Circuits, vol. 3, pp. 285--289, September 1968.