Author:
Plyaskin Roman,Herkersdorf Andreas
Publisher
Springer Berlin Heidelberg
Reference15 articles.
1. Agostini, L.V., Silva, I.S., Bampi, S.: Pipelined Fast 2-D DCT Architecture for JPEG Image Compression. In: SBCCI 2001: Proceedings of the 14th symposium on Integrated circuits and systems design, Washington, DC, USA, p. 226. IEEE Computer Society, Los Alamitos (2001)
2. Benini, L., Bertozzi, D., Bogliolo, A., Menichelli, F., Olivieri, M.: MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. J. VLSI Signal Process. Syst. 41(2), 169–182 (2005)
3. Embedded JPEG Codec Library, http://sourceforge.net/projects/mbjpeg
4. Formaggio, L., Fummi, F., Pravadelli, G.: A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC. In: International Conference on Hardware/Software Codesign and System Synthesis, CODES + ISSS 2004, pp. 152–157 (2004)
5. Guthaus, M., Ringenberg, J., Ernst, D., Austin, T., Mudge, T., Brown, R.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: Workload Characterization, Annual IEEE International Workshop, pp. 3–14 (2001)
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献