1. M. Bartholomeus and R. Weismantel. “Simulated Annealing for Standard-Cell Placement, Introduction, Implementation and Results”. To appear in: Proceedings of Operations Research, Ulm, West Germany. Ed.: U. Rieder, 1990.
2. A. E. Dunlop and B. W. Kernighan. “A Procedure for Placement of Standard-Cell VLSI Circuits”. IEEE Transactions on CAD, CAD-4(1): 92–98, January 1985.
3. C. M. Fiduccia and R. M. Mattheyses. “A Linear-Time Heuristic for Improving Network Partitions”. ACM/IEEE Proceedings 19th Design Automation Conference, pages 175–181, 1982.
4. P. E. Gill, W. Murray, and M. H. Wright. Practical Optimization. Academic Press, Inc., London, New York, Tokyo, 1981.
5. G. H. Golub and C. F. Van Loan. Matrix Computations. The Johns Hopkins University Press, Baltimore, Maryland, 1985.