Author:
Elbaz Reouven,Champagne David,Gebotys Catherine,Lee Ruby B.,Potlapally Nachiketh,Torres Lionel
Publisher
Springer Berlin Heidelberg
Reference28 articles.
1. Lie, D., Thekkath, C., Mitchell, M., Lincoln, P., Boneh, D., Mitchell, J., Horowitz, M.: Architectural Support for Copy and Tamper Resistant Software. In: Int’l. Conf. on Architectural Support for Programming Languages and OS (ASPLOS-IX), pp. 168–177 (2000)
2. Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing. In: Proc. of the 17th Int’l. Conf. on Supercomputing (ICS) (2003)
3. Lee, R.B., Kwan, P.C.S., McGregor, J.P., Dwoskin, J., Wang, Z.: Architecture for Protecting Critical Secrets in Microprocessors. In: Int’l. Symp. on Computer Architecture (ISCA-32), pp. 2–13 (June 2005)
4. IBM Extends Enhanced Data Security to Consumer Electronics Products, IBM (April 2006), http://www-03.ibm.com/press/us/en/pressrelease/19527.wss
5. Kuhn, M.G.: Cipher Instruction Search Attack on the Bus-Encryption Security Microcontroller DS5002FP. IEEE Trans. Comput. 47, 1153–1157 (1998)
Cited by
46 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. MetaLeak: Uncovering Side Channels in Secure Processor Architectures Exploiting Metadata;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
2. DM-TEE: Trusted Execution Environment for Disaggregated Memory;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12
3. CTR+: A High-Performance Metadata Access Scheme for Secure Embedded Memory in Heterogeneous Computing Systems;2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2024-05-06
4. A High-Performance Transparent Memory Data Encryption and Authentication Scheme Based on Ascon Cipher;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-05
5. SmartNIC Security Isolation in the Cloud with S-NIC;Proceedings of the Nineteenth European Conference on Computer Systems;2024-04-22