Author:
Murugeswari S.,Mohideen S. Kaja
Publisher
Springer Berlin Heidelberg
Reference6 articles.
1. Rashidi, B., Rashidi, B., Pourormazd, M.: Design and implementation of low power digital FIR filter based on low power multipliers and adders on Xilinx FPGA. In: 2011 3rd International Conference on Electronics Computer Technology, ICECT, April 8-10 (2011)
2. Kim, S., Cho, K.: Design of High-speed Modified Booth Multipliers Operating at GHz Ranges. World Academy of Science, Engineering and Technology 61 (2010)
3. Ramkumar, B., Kittur, H.M., Mahesh Kannan, P.: ASIC Implementation of Modified Faster Carry Save Adder. European Journal of Scientific Research 42(1), 53–58 (2010) ISSN 1450-216X
4. Bagherizadeha, M., Eshghi, M.: A Low Power and High Speed Carbon Nanotube 5-to-3 Compressor. In: 2011 Faible Tension Faible Consommation, FTFC (2011)
5. Wang, J.-P., Kuang, S.-R., Liang, S.-C.: High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(1) (January 2011)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献