1. International Technology Roadmap for Semiconductors by Semiconductor Industry Association (2009), http://public.itrs.net
2. Abdollahi, A., Pedram, M.: Power minimization techniques at the RT-level and below. In: Al-Hashimi, B.M. (ed.) SoC: Next Generation Electronics. IEEE Press, New York (2005)
3. Deng, J.: Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45nm node and carbon nanotube field effect transistors. Doctoral Thesis. Stanford University (2007)
4. Appenzeller: Carbon Nanotubes for High-Performance Electronics—Progress and Prospect. Proc. IEEE 96(2), 201– 211 (2008)
5. Patil, N., Lin, A., Zhang, J., Wong, H.S.P., Mitra, S.: Digital VLSI logic technology using Carbon Nanotube FETs: Frequently Asked Questions. In: 46th ACM-IEEE Design Automation Conference, pp. 304–309 (2009)