1. Brayton, R.K., Clarke, E.M., Subrahmanyam, P.A.: Formal Methods in System Design. Special Issue on VHDL Semantics 7(1/2) (1995); Borrione, D. (Guest ed.)
2. Breuer, P.T., Fernndez, L.S., Delgado Kloos, C.: Clean Formal Semantics for VHDL. In: European Design and Test Conference, pp. 641–647. IEEE Computer Society Press (1993)
3. IEEE Standard VHDL Language Reference Manual. IEEE, IEEE Std 1076 (2000)
4. McCombs, T.: Maude 2.0 Primer, Version 1.0. International report. SRI. International (2003)
5. Lecture Notes in Computer Science;J. Meseguer,1990