1. Thomas, D.E., Lagnese, E.D., Nestor, J.A., Rajan, J.V., Blackburn, R.L., Walker, R.A.: Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench. Kluwer Academic Publishers, Norwell (1989)
2. Chen, Y.-Y., Hsu, C.-H., Leu, K.-L.: SoC-level risk assessment using FMEA approach in system design with SystemC. In: International Symposium on Industrial Embedded Systems, pp. 82–89 (2009)
3. Open SystemC Initiative (OSCI): Defining and advancing SystemC standard IEEE 1666-2005, http://www.systemc.org/ .
4. Transaction-Level Modeling (TLM) 2.0 Reference Manual, http://www.systemc.org/downloads/standards/
5. Fin, A., Fummi, F., Martignano, M., Signoretto, M.: SystemC: A homogenous environment to test embedded systems. In: Proceedings of the Ninth International Symposium on Hardware/Software Codesign, CODES 2001, pp. 17–22 (2001)