Author:
Tanigawa Kazuya,Umeda Ken’ichi,Hironaka Tetsuo
Publisher
Springer Berlin Heidelberg
Reference5 articles.
1. Bougard, B., De Sutter, B., Verkest, D., Van der Perre, L., Lauwereins, R.: A coarse-grained array accelerator for software-defined radio baseband processing. IEEE Micro 28(4), 41–50 (2008)
2. Nakamura, T., Sano, T., Hasegawa, Y., Tsutsumi, S., Tunbunheng, V., Amano, H.: Exploring the optimal size for multicasting configuration data of dynamically reconfigurable processors. In: International Conference on ICECE Technology, FPT 2008, pp. 137–144 (December 2008)
3. Richard Hartley, K.K.P.: Digit-Serial Computation. Kluwer Academic Pub., Dordrecht (1995)
4. Tanigawa, K., Hironaka, T.: Evaluation of compact high-throughput reconfigurable architecture based on bit-serial computation. In: International Conference on Field-Programmable Technology (ICFPT 2008), pp. 273–276 (2008)
5. Tanigawa, K., Zuyama, T., Uchida, T., Hironaka, T.: Exploring compact design on high throughput coarse grained reconfigurable architectures. In: Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL), pp. 543–546 (2008)