1. Chang, C.-H.: Radix-8 Booth Encoded Modulo Multipliers with Adaptive Delay for High Dynamic Range Residue Number System. IEEE Transactions On Circuits And Systems—I: Regular Papers (2010)
2. Wang, Y.: Residue to binary converters based on new Chinese remainder theorems. IEEE Transactions on Circuits and Systems II, 197–206 (March 2000)
3. Chen, S., Wei, S.: Performance Evaluation of Signed-Digit Architecture for Weighted-To-Residue and Residue-to-Weighted Number Converters with Moduli Set (2n -1, 2n, 2n+ 1). IPSJ Digital Courier 2 (June 2006)
4. Liu, Q., Wang, R.: High-speed Parallel 32×32-b Multiplier Design Using Radix-16 Booth Encoders. Computer Engineering 31(6), 200–202 (2005)
5. Piestrack, S.J.: Design of high speed Residue-to-binary number system converter based on chinesh Remainter Theorem. IEEE (1994)