1. Kundert, K. (2012). Predicting the phase noise of PLL-based frequency synthesizers. Designer’s Guide Consulting, Inc., Version 4f, pp. 1–24.
2. Best, R. E. (2003). Phase-locked loops: Design, simulation & applications (4th ed.). New York: McGraw-Hill Professional Engineering.
3. Woo, K., Liu, Y., Nam, E., & Ham, D. (2008). Fast-lock hybrid PLL combining fractional-N and integer-N modes of differing bandwidths. IEEE Journal of Solid-State Circuits, 43(2), 78–82.
4. Rhee, W., Ni, X., Zhou, B., & Wang, Z. (2013). Fractional-N frequency synthesis: Overview and practical aspects with FIR-embedded design. Journal of Semiconductor Technology and science, 13(2), 170–183.
5. Herzel, F., Osmany, S. A., & Scheytt, J. C. (2010). Analytical phase noise modeling and charge pump optimization for fractional-N PLLs. IEEE transactions on circuits and systems-i: regular papers, 57(8).