1. Goldberg, B. G. (1999). Digital frequency synthesis demystified, 3rd edition. LLH Technology Publishing.
2. Best, R. E. (2003). Phase-locked loops: Design, simulation & applications, 4th edition. McGraw-Hill Professional Engineering.
3. Singh, G., & Sharma, S. (2012). Analysis and reduction of phase noise in frequency synthesizers for wireless communication system. AMIS, 7(1), 29–34.
4. Rhee, W., Ainspan, H., Friedman, D., Rasmus, T., Garvin, S., & Cranford, C. (2008). A continuously tunable LC-VCO PLL with bandwidth linearization techniques for PCI express Gen2 applications. Journal of Semiconductor Technology and Science, 8(3), 200–209.
5. Ayranci, E., Christensen, K., & Andreani, P. (2012). Enhancement of VCO linearity and phase noise by implementing frequency locked loop. In IEEE EUROCON 2007 the international conference on “computer as a tool”, Warsaw, pp. 2593–2599.