Abstract
AbstractThis paper presents a low-power, wide tuning range CMOS voltage-controlled oscillator with MCML (MOS current mode logic) differential delay cell. Voltage controlled oscillator (VCO) circuit is designed in TSMC 0.25 μm CMOS process. To achieve the broad frequency range concept of variable capacitance is employed in the proposed VCO circuit. Source/drain tuning voltage (Vtune) and body bias voltage (Vb) of I-MOS varactor are used to achieve variable capacitance at different I-MOS varactor widths (W). The dual control voltage of I-MOS varactor results in a tuning range from 0.528 GHz to 2.014 GHz. VCO's figure of merit (FoM) is 152.13 dBc/Hz with phase noise of −93.77 dBc/Hz at 1 MHz offset from the oscillation frequency. The proposed VCO dissipates maximum power of 3.127 mW.
Publisher
Springer Science and Business Media LLC
Subject
General Earth and Planetary Sciences,General Physics and Astronomy,General Engineering,General Environmental Science,General Materials Science,General Chemical Engineering
Reference22 articles.
1. An TJ, Son KS, Kim YJ, Kong IS, Kang JK (2014) A 8.7 mW 5-Gb/s clock and data recovery circuit with 0.18-µm CMOS. IEEE Int Symp Circuits Syst (ISCAS) 2014:2329–2332
2. Shylu DS, Paul PS, Moni DJ, Monica Helan JA (2020) A power efficient delta-sigma ADC with series-bilinear switch capacitor voltage-controlled oscillator. Telkomnika 18(5).
3. Pradeep KS, Kumar SS (2018) Design and development of high performance MOS current mode logic (MCML) processor for fast and power efficient computing. Clust Comput, 1–9. https://doi.org/10.1007/s10586-018-1917-5
4. Yamashina M, Yamashina H (1992) An MOS current mode logic (MCML) circuit for low-power sub-GHz processors. IEICE Trans. Electron. E75-C (10), pp 1181–1187.
5. Jamshidi V, Fazeli M (2018) Design of ultra-low power current mode logic gates using magnetic cells. AEU-Int J Electr Commun 83:270–279
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献