1. Blayo, F. and Hurat, P., “A VLSI Systolic Array Dedicated to Hopfield Neural Network,” in VLSI for Artificial Intelligence, J. G. Delgado-Frias and W. R. Moore (ed.), Norwell, MA: Kluwer Academic Publishers, pp. 255–264, 1989.
2. Blayo, F., Une Implantation Systolique des Algorithmes Connexionnistes, Ph.D. thesis N°904, EPFL, Lausanne, Switzerland, 1990.
3. Chung, J.-H., Yoon, H. and Maeng, S. R., “A Systolic Array Exploiting the Inherent Parallelisms of Artificial Neural Networks,” Microprocessing and Microprogramming, vol. 33, no. 3, pp. 145–159, May 1992.
4. Gascuel, J.-D., Delaunay, E., Montoliu, L., Moobed, B. and Weinfeld, M., “A Software Reconfigurable Multi-Networks Simulator Using a Custom Associative Chip,” in Proc. of the Int. Joint Conference on Neural Networks, pp. 11–13–11–18, June 1992.
5. Hopfield, J. J., “Neural Networks and Physical Systems with Emergent Collective Computational Abilities,” Proc. of the National Academy of Sciences, vol. 79, pp. 2254–2258, April 1982.