1. Shahana TK, Jose BR, Jacob KP, Sasi S (2009) Decimation filter design toolbox for multi-standard wireless transceivers using MATLAB. Int J Signal Process 5(2):154–163
2. Laddomada M (2008) Design of multistage decimation filters using cyclotomic polynomials: optimization and design issues. IEEE Trans Circuits Syst 55(7):1977–1987
3. Ohlsson H, Mesgarzadeh B, Johansson K, Gustafsson O, Löwenborg P, Johansson H, and Alvandpour A (2004) A 16 GSPS 0.18 µm CMOS decimator for single-bit ΣΔ-modulation. In: Proceedings of IEEE Norchip Conference, Oslo, pp 175–178
4. Jouida N, Rebai C, Ghazel A, Dallet D (2007) Comparative Study between continuous-time real and quadrature band-pass delta sigma modulator for multi-standard radio receiver. In: Instrumentation and measurement technology conference proceedings, Warsaw, 1–6
5. Zhang L, Nadig V, Ismail M (2004) A high order multi-bit ΣΔ modulator for multi-standard wireless receiver. In: IEEE midwest international symposium on circuits and systems, vol 3, pp 379–382