Publisher
Kluwer Academic Publishers
Reference16 articles.
1. R. B. Hitchcock, G. L. Smith, and D. D. Cheng, “Timing analysis of computer hardware,” IBM Journal of Research and Development, vol. 26(1), pp. 100–105, January 1982.
2. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Second Edition. Reading, MA: Addison-Wesley, pp. 213, 1992.
3. M. A. Horowitz, Timing Models for MOS Circuits. Ph. D. thesis, Stanford University, january 1984.
4. N. Jouppi, “Timing analysis and performance improvement of MOS VLSI designs,” IEEE Trans. on Computer-Aided Design, vol. CAD-6, pp. 650–665, 1987.
5. J. K. Ousterhout, “A switch-level timing verifier for digital MOS VLSI,” IEEE Trans. on Computer-Aided Design, vol. CAD-4, pp. 336–349, 1985.