Publisher
Kluwer Academic Publishers
Reference10 articles.
1. M. D. Osterman and M. Pecht, “Component placement for reliability on conductively cooled printed wiring boards,” ASME Journal of Packaging, 111(3):149–156, 1989.
2. R. Darveaux, I. Turlik, L. T. Hwang, and A. Reisman, “Thermal stress analysis of a multichip package design,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, pp. 663–672, Dec. 1989.
3. M. D. Osterman and M. Pecht, “Placement for reliability and routability of convectively cooled PWBs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(7):734–744, Jul. 1990.
4. K. Y. Chao and D. F. Wong, “Thermal placement for high performance multi-chip modules,” in Proceedings of the IEEE International Conference on Computer Design, pp. 218–223, Oct. 1995
5. H. Eisenmann and F. M. Johannes, “Generic global placement and floor-planning,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 269–274, June 1998.