Publisher
Kluwer Academic Publishers
Reference45 articles.
1. V. Raghavan, E. Bracken, and R. A. Rohrer, “AWESpice: A general tool for the accurate and efficient simulation of interconnect problems,” in Proc. Design Automation Conference, June 1992.
2. S.-Y. Kim, N. Gopal, and L. T. Pillage, “Time-domain macromodels for VLSI interconnect analysis,” IEEE Trans. on Computer-Aided Design, vol 13,no. 10, pp. 1257–1270, Oct. 1994.
3. R. Acar, M. Nakhla, P. Gunupudi, and E. Chiprout, “Passive interconnect reduction algorithm for distributed/measured networks,” IEEE Trans. on Circuits and Systems — II, vol. 17,no. 4, pp. 287–301, Apr. 2000.
4. G. Strang, Introduction to Linear Algebra, Second Edition. Wellesley-Cambridge Press, June 1998.
5. G. H. Golub and C. F. Van Loan, Matrix Computations, Third Edition. Baltimore: The Johns Hopkins University Press, 1996.