1. G.E. Moore, Cramming more components onto integrated circuits. Electronics 38, 114–117 (1965).
2. C.H. Yu, The 3rd dimension-More Life for Moore's Law. in 2006 International Microsystems, Package, Assembly Conference Taiwan (2006), p.1–6
3. S. Gupta, M. Hilbert, S. Hong, R. Patti, Techniques for producing 3D ICs with high-density interconnect. in Proceedings of the 21st International VLSI Multilevel Interconnection Conference (2004).
4. I. Szendiuch, Development in electronic packaging-moving to 3D system configuration. Radioengineering 20, 214 (2011).
5. J.H. Lau, Overview and outlook of through-silicon via (TSV) and 3D integrations. Microelectron. Int. 28, 8 (2011).