1. Y. Taur, CMOS design near the limit of scaling. IBM Journal Res & Dev. 46, 213 (2002).
2. IEEE Electronics Packaging Society, International Technology Roadmap for Semiconductors 2.0. 2015 Edition Heterogeneous Integration (2015).
3. IEEE IRDSTM, International Roadmap for Devices and Systems. 2022 Executive Summary (2022).
4. H. Narahashi, S. Nakamura, and T. Yokota, Novel thin copper transfer films for fine line formation on PCB substrates. Trans. Jpn. Inst. Electron. Packag. 3–1, 86 (2010).
5. G. Mago, Interlayer insulating material for build-up substrates. The Latest Technology of Epoxy Resin for Electric Devices II, CMC Publishing Co. Ltd., 212 (2011).