Author:
An Jianfeng,Fan Xiaoya,Zhang Shengbing,Wang Danghui
Publisher
Springer Berlin Heidelberg
Reference17 articles.
1. Guangzuo, C., et al.: System level simulation, emulation and debug method for processors -a new method based HW /SW. Computer Research and Development, China (2001)
2. Ho, R.C., Yang, C.H., Horowitz, M.A., Dill, D.L.: Architecture Validation for Processors. In: the Proceedings of the 22nd International Symposium on Computer Architecture, Santa Margherita Ligure, Italy (1995)
3. Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. University of Wisconsin Computer Sciences Technical Report 1342 (1997)
4. Emer, J., Ahuja, P., Borch, E., Klauser, A., Chi-Keung, L., Shubhendu, S.M., Mukherjee, S., Patil, H., Wallace, S., Binkert, N., Arbor, A., Espasa, R., Juan, T.: Asim: A Performance Model Framework. IEEE Computer (2002)
5. Pai, V., Ranganathan, P., Adve, S.: RSIM Reference Manual Version 1.0. Technical Report 9705, Department of Electrical and Computer Engineering, Rice University (1997)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献