Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Information Systems,Signal Processing
Reference37 articles.
1. A. Avizienis, “Signed-Digit Number Representations for Fast Parallel Arithmetic”,IRE Trans. on Electronic Computers, 1961, pp. 389–400,
2. B. Parhami, “Generalized Signed-Digit Number Systems: A Unifying Framework for Redundant Number Representations”,IEEE Trans. on Computers, vol. 39, 1990, pp. 89–98.
3. J.V. McCanny and J.G. McWhirter, “Completely Iterative, Pipelined Multiplier Array Suitable for VLSI”,IEE Proc. Pt. G, vol. 129, 1982, pp. 40–46.
4. P.R. Cappello and K. Steiglitz, “A Note on ‘Free Accumulation’ in VLSI Filter Architectures”,IEEE Trans. on Circuits and Systems, vol. CAS-32, 1985, pp. 291–296.
5. T.G. Noll et al. “A Pipelined 330-MHz Multiplier”,IEEE Journal of Solid-State Circuits, vol. SC-21, 1986, pp. 411–416.
Cited by
44 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献