1. K. C. Saraswat and F. Mohammadi, Effect of scaling of interconnec-tions on the time delay of VLSI circuits, IEEE Transactions on Elec-tron Devices, vol. 29, pp. 645–650 (1982).
2. D. S. Gardner, J. D. Meindl, and K. C. Saraswat, Interconnection and electromigration scaling theory, IEEE Transactions on Electron Devices, vol. 34, pp. 633–643 (1987).
3. H. B. Bakoglu, Circuit and System Performance Limits on ULSI: In-terconnections and Packaging, PhD thesis, Stanford University, Stan-ford, California (1986).
4. H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, Reading, Massachusetts (1990).
5. T. A. Schreyer, The Effects of Interconnection Parasitics on VLSI Performance, PhD thesis, Stanford University, Stanford, California (1989).