1. Negroponte N (1995) Being digital. Knopf, New York
2. Uchiyama K (2008) Power-efficient heterogeneous parallelism for digital convergence, digest of technical papers of 2008 Symposium of VLSI circuits, Honolulu, USA, pp 6–9
3. Uchiyama K (2010) Power-efficient heterogeneous multicore for digital convergence, Proceedings of 10th International Forum on Embedded MPSoC and Multicore, Gifu, Japan, pp 339–356
4. Liu T-M, Lin T-A, Wang S-Z, Lee W-P, Hou K-C, Yang J-Y, Lee C-Y (2006) A 125uW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Application, Digest of Technical Papers of 2006 IEEE International Solid-State Circuits Conference, San Francisco, USA, pp 402–403
5. Iwata K, Mochizuki S, Shibayama T, Izuhara F, Ueda H, Hosogi K, Nakata H, Ehama M, Kengaku T, Nakazawa T, Watanabe H (2008) A 256 mW Full-HD H.264 High-Profile CODEC Featuring Dual Macroblock-Pipeline Architecture in 65 nm CNOS, Digest of Technical Papers of 2008 Symposium of VLSI circuits, Honolulu, USA, pp 102–103