Author:
Nooshabadi Saeid,Montiel-Nelson Juan
Reference8 articles.
1. C. Chou, S. Mohanakrishnan, and J.B. Evans; FPGA Implementation of Digital Filters, In Proc. 1993 Int. Conf. Signal Proc. Appl. & Tech., 1993.
2. J.B. Evans; An Efficient FIR Filter Architecture, In Proc. 1993 IEEE Int. Symp. Circuits & Systems, 1:627–630, May 1993.
3. J.B. Evans; Efficient FIR Filter Architectures Suitable for FPGA Implementation, IEEE Trans. Circuits & Systems, 41(7):490–493, July. 1994.
4. S. Mohanakrishnan and J.B. Evans; A Framework for the Design of High Speed Filters on FPGAs, In Proc. 1994 Int. Conf. Signal Proc. Appl. & Tech., 1994.
5. S. Mohanakrishnan and J.B. Evans; Automatic Implementation of FIR Filters on Field Programmable Gate Arrays, IEEE Signal Processing Letters, 2(3):51–53, March. 1995.