Author:
Iman Sasan,Pedram Massoud
Reference73 articles.
1. “SIS: A system for sequential circuit synthesis,” Report M92/41, UC Berkeley, 1992.
2. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh and M. Papaefthymiou. “Pre-computation-based Sequential Logic Optimization for Low Power.” IEEE Transactions on VLSI Design, volume 2, pages 426–436, DecemProceedingber 1994.
3. K. Bartlett, R.K. Brayton, G.D. Hachtel, R.M. Jacoby, C.R. Morrison, R.L. Rudell, A. Sangiovanni-Vincentelli, and A.R. Wang. “Multi-level logic minimization using implicit don’t cares.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 7, pages 723–740, June 1988.
4. L. Benini, M. Favalli, and B. Ricco. “Analysis of hazard contribution to power dissipation in CMOS ICs.” Proceedings of the International Workshop on Low Power Design, pages 27–32, April 1994.
5. R.K. Brayton, G.D. Hachtel, A. Sangiovanni-Vincentelli. “Multi-Level Logic Synthesis.” Proceedings of the IEEE Tranactions, 78(2):264–300, February 1990.