1. A. P. Chandrakasan, S. Sheng, R. W. Brodersen, “Low-Power CMOS Digital Design” JSSC, Vol. 27, No 4, April 1992, pp. 473–484.
2. R. F. Lyon, “Cost, Power, and Parallelism in Speech Signal Processing” IEEE 1993 CICC, Paper 15.1.1, San Diego, CA, USA
3. D. Liu, C. Svensson, “Trading Speed for Low Power by Choice of Supply and Threshold Voltages”, JSSC-28, No 1, Jan. 1993, pp. 10–17.
4. V. von Kaenel et al. “Automatic Adjustment of Threshold & Supply Voltage Minimum Power Consumption in CMOS Digital Circuits” IEEE Symposium on Low Power Electronics, San Diego, October 10.12, 1994, pp. 78–79.
5. E. A. Vittoz, “Low Power Design: Ways to Approach the Limits”, Plenary Address ISSCC94, February 16-18 1994, San Fransisco, USA.